Liquid crystal display including buffer electrodes with higher voltage than pixel electrodes, on same layer with pixel electrodes, and overlapping a gate line
US7733434B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Apr 24, 2007 |
| Grant date | Jun 8, 2010 |
| Priority date | — |
| Expiry date | Jan 9, 2028 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D86/60
- WIPO fieldOptics
- WIPO sectorInstruments
Abstract
A liquid crystal display, including a thin film transistor array panel, a common electrode panel including a common electrode and facing the thin film transistor array panel, and a liquid crystal layer disposed between the thin film transistor array panel and the common electrode panel, wherein the thin film transistor array panel, includes a substrate, gate lines formed on the substrate, data lines intersecting, and insulated from, the gate lines, pixel electrodes formed in intersection areas of the gate and data lines, first thin film transistors electrically connected to the gate lines, the data lines, and the pixel electrodes, and buffer electrodes being supplied with a first voltage higher than a second voltage of the pixel electrodes when a corresponding pixel electrode is supplied with a data voltage and located at a boundary of the intersection areas in which they are formed and overlapping a portion of the gate line adjacent to the boundary.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.