System and method for an adaptable timing recovery architecture for critically-timed transport applications
US7733999B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jun 20, 2006 |
| Grant date | Jun 8, 2010 |
| Priority date | — |
| Expiry date | Oct 22, 2028 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04J3/076
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
The present invention provides a timing recovery architecture and circuit for recovering the clock timing from a received signal in critically-timed transport applications. The present invention further relates to a timing recovery architecture and circuit for removing network-induced clock jitter and wander that occurs in a transport network during asynchronous mapping techniques, bit and/or byte-stuffing techniques, or traditional pointer adjustment schemes associated with traditional PDH (pleisiosynchronous digital hierarchy), SDH (synchronous digital hierarchy), and packet-based networks. The timing recovery circuit may be implemented in a logic circuit such as programmable, digital FPGA (field programmable gate array) logic, or alternatively in standard cell or gate-array ASIC (application-specific integrated circuit) technology, or like logic circuit design.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.