Circuit and method for transistor turn-off with strong pulldown
US7746155B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | Mar 30, 2005 |
| Grant date | Jun 29, 2010 |
| Priority date | — |
| Expiry date | May 20, 2025 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K2217/0036
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
In accordance with the present invention, there is provided a circuit and method for providing a switchable strong pulldown for a power FET in an off state to avoid inadvertent or false turn ons. A strong pulldown is provided to the gate of a power FET to avoid inadvertent turn on during output swings. In other cases, the gate of the power FET is pulled down weakly to reduce EMI and voltage noise in the circuit. In a particular exemplary embodiment, the present invention provides a circuit and method for obtaining a strong pulldown on the gate of a power FET in an off state, while providing a weak pulldown during turn on to turn off transitions. The invention avoids false turn ons during fast output transitions while maintaining relatively high EMI protection.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.