Using no-refresh DRAM in error correcting code encoder and decoder implementations
US7761772B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | Sep 24, 2007 |
| Grant date | Jul 20, 2010 |
| Priority date | — |
| Expiry date | Aug 11, 2028 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/1044
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Embodiments of the present invention provide Forward Error Correcting Code encoders and decoder structures that use DRAM in their memory designs. DRAM is a very attractive memory options in many electronic systems due to the high memory density provided by DRAM. However, the DRAM is typically not included in ASIC or FPGA implementations of encoders and decoders due to complex refresh requirements of DRAM that are required to maintain data stored in DRAM and may interfere with user access to the memory space during refresh cycles. Embodiments of the present invention provide FECC encoder and decoder structures that are implemented using DRAM that do not require complex refresh operations to be performed on the DRAM to ensure data integrity. Accordingly, embodiments of the present invention maximize memory density without the added complexity of introduced by the refresh requirements of DRAM.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.