Digital phase locked loop with gear shifting
US7777576B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jun 11, 2008 |
| Grant date | Aug 17, 2010 |
| Priority date | — |
| Expiry date | Nov 3, 2028 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L2027/0097
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
An embodiment of the present invention provides a phase locked loop that operates on clock signals derived from an RF clock signal generated by the phase locked loop. A frequency reference input provides a reference clock. A controllable oscillator generates the RF clock signal. A phase detection circuit operates on the reference clock to provide digital phase error samples indicative of a phase difference between the reference clock and the RF clock. A programmable filter is connected to receive the phase error samples and connected to provide a filtered output having a gain and a phase margin to the controllable oscillator. The programmable filter includes a proportional loop gain control having a programmable loop gain coefficient (alpha—α) and an integral loop gain control having a programmable loop gain coefficient (rho—ρ). Alpha and rho are configured to be programmatically changed simultaneously and are selected such that the gain is changed and the phase margin remains substantially unchanged.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.