Serial communications systems with cyclic redundancy checking
US7801121B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Apr 20, 2006 |
| Grant date | Sep 21, 2010 |
| Priority date | — |
| Expiry date | Apr 25, 2029 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04Q2213/13322
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
Integrated circuits such as programmable logic device integrated circuits are provided with transmitter and receiver circuitry for communicating over multi-lane serial communications links. Data is transmitted over the serial communications links in the form of data packets. Priority data packets may be nested within regular data packets. Regular data packets may be formed using start-of-packet and end-of-packet markers. The locations at which priority packets are nested within regular data packets may be denoted using suspend and continuation markers. A single cyclic redundancy check generator may be used to generate cyclic redundancy check words for the data packets. Start-of-packet markers, end-of-packet markers, suspend markers, continuation markers, and cyclic redundancy check words may be inserted and extracted from the serial communications link at fixed lane locations.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.