Low complexity scheduling algorithm for a buffered crossbar switch with 100% throughput
US7852866B2 · kind B2 · utility
3Cited by
1References
30Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Dec 31, 2007 |
| Grant date | Dec 14, 2010 |
| Priority date | — |
| Expiry date | Aug 18, 2028 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L49/90
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
Scheduling techniques for use with buffered crossbar switches, without speedup, which can provide 100% throughput are described. Each input/output may keep track of the previously served VOQ/crosspoint buffer. The queue lengths of such VOQs and the queue lengths of VOQs corresponding to a uniform probability selection output (e.g., from a Hamiltonian walk schedule) are used to improve the schedule at each time slot.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.