Mixed mode power regulator circuitry for memory elements
US7868605B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Jul 2, 2007 |
| Grant date | Jan 11, 2011 |
| Priority date | — |
| Expiry date | Jan 14, 2028 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C11/417
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Power regulator circuitry is provided for powering loads such as programmable memory element arrays on integrated circuits. The power regulator circuitry may have control circuitry that generates a first digital control signal to turn on and off a regulated power supply circuit and a second digital control signal to turn on and off a switch-based power supply circuit. The outputs of the regulated power supply circuit and switch-based power supply circuit may be connected to an output terminal for the power regulator circuitry. The first and second digital control signals may be used to ensure that the regulated power supply circuit is turned on before the switch-based power supply circuit is turned off. The switch-based power supply circuitry may contain serially connected transistors. The transistors may be turned off in an order that prevents latchup.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.