Testing phase error of multiple on-die clocks
US7882474B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Mar 17, 2008 |
| Grant date | Feb 1, 2011 |
| Priority date | — |
| Expiry date | Feb 12, 2029 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F1/12
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
The phase relationship between two clock signals in an integrated circuit (IC) is determined by transforming each of the clock signals into a data word, where bit transitions in the data word represent signal transitions in the clock signal, and comparing the two data words. For example, in an IC having a de-serializer as part of its input/output logic, the clocks are sequentially multiplexed into the de-serializer, which transforms the clocks into parallel-format data words. The resulting words corresponding to the first and second clock signals can then be compared to determine clock signal transition differences and thus the phase relationship between the corresponding clocks signals.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.