Ultra-efficient hardware-based decimation technique
US7894552B1 · kind B1 · utility
Assignee
Inventor
Key dates
| Filing date | Jul 16, 2007 |
| Grant date | Feb 22, 2011 |
| Priority date | — |
| Expiry date | Sep 27, 2029 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04B1/0025
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
The present invention is directed to a quick, low-distortion and efficient reduction in sample rate requiring minimal logic. An IF signal is passed into an analog-to-digital converter. The converted signal is mixed with the combination of an in-phase and a quadrature component. The mixed signal is then split into an in-phase signal and a quadrature signal. The quadrature signal is interpolated to form a new signal aligned in time to the in-phase signal. Alternatively, the in-phase signal is interpolated to form a new signal aligned in time to the quadrature signal. The interpolation may comprise linear interpolation or parabolic interpolation. The simplified signal processing reduces the sample rate of the signal and the interpolation reduces aliasing introduced by the simplification. One advantage of this approach is that only half of the signal needs to be processed.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.