Memory consistency protection in a multiprocessor computing system
US7895407B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Nov 19, 2007 |
| Grant date | Feb 22, 2011 |
| Priority date | — |
| Expiry date | Apr 13, 2029 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/109
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method and apparatus to protect memory consistency in a multiprocessor computing system are described, in particular relating to program code conversion such as dynamic binary translation. The exemplary system provides a memory, processors and a controller/translator unit (CTU) arranged to convert subject code into at least first and second target code portions executable on the processors. The CTU comprises an address space allocation unit to provide virtual address space regions and direct the target code portions to access the memory therethough; a shared memory detection unit to detect a request to access a shared memory area, accessible by both target code portions, and to identify at least one group of instructions in the first target code portion which access the shared memory area; and a memory protection unit to selectively apply memory consistency protection in relation to accesses to the shared memory area by the identified group of instructions.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.