Circuits and methods for calibrating a delay element
US7904265B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | Mar 20, 2008 |
| Grant date | Mar 8, 2011 |
| Priority date | — |
| Expiry date | Dec 20, 2028 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG01R35/00
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A controllable delay element is coupled in parallel with a calibration circuit. The calibration circuit receives a periodic reference signal and generates a series of sample voltages responsive to a time-varying analog voltage, the periodic reference signal, and the delayed periodic signal at the output of the controllable delay element. The calibration circuit distributes the series of sampled voltages for determining the components of a first vector. The first vector components are used to calculate the phase that results from a control signal applied to the controllable delay element. After the control signal is modified, a second vector is used to calculate the phase that results from the control signal. The delay can be determined by the product of the period of the reference signal and the difference in phase.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.