Context-sensitive overhead processor
US7924938B2 · kind B2 · utility
Inventor
Key dates
| Filing date | Sep 24, 2007 |
| Grant date | Apr 12, 2011 |
| Priority date | — |
| Expiry date | Jun 28, 2029 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04J3/1611
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
An overhead processor for data transmission in digital communications, where a state machine, including a logic element and a flip-flop, is able to process a “previous” data state and a “next” data state simultaneously by storing the previous state in an external elastic storage element until the next state arrives along the datapath. By employing flip-flops on the path from the logic element to the elastic store and on the path from the elastic store to the logic element, data is transmitted faster, resulting in the ability for both the previous data state and the next data state to be transmitted simultaneously, in one clock cycle, requiring half of the transmission time required by prior art.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.