SAR ADC and method with INL compensation
US7944379B2 · kind B2 · utility
17Cited by
9References
7Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jan 25, 2010 |
| Grant date | May 17, 2011 |
| Priority date | — |
| Expiry date | Jan 25, 2030 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03M1/804
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
An apparatus for analog-to-digital conversion using successive approximation is provided. There is a successive approximation register or SAR controller for providing a digital code representing a conversion result, and an integral non-linearity (INL) compensator configured to provide an INL compensation signal for reducing INL of the analog-to-digital conversion in response to the digital code.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.