Nanometric device with a hosting structure of nanometric elements
US7952173B2 · kind B2 · utility
0Cited by
10References
23Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Sep 4, 2008 |
| Grant date | May 31, 2011 |
| Priority date | — |
| Expiry date | May 13, 2029 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY10S977/701
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A nanometric device comprising a substrate; a plurality of conductive spacers of a conductive material, each conductive spacer being arranged on top of and transverse to the substrate, the conductive spacers including respective pairs of conductive spacers defining respective hosting seats each of less than 30 nm wide; and a plurality of nanometric elements respectively accommodated in the hosting seats.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.