Derate matching method and apparatus
US7970021B2 · kind B2 · utility
0Cited by
4References
12Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Aug 20, 2009 |
| Grant date | Jun 28, 2011 |
| Priority date | — |
| Expiry date | Jan 5, 2030 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L1/0071
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
Provided are a method and apparatus for derate matching a rate-matched data. The received data is deinterleaved and derate matched at a time, without using input buffers or constructing input buffers in parallel. Thus, a total process time necessary for the deinterleaving process and the derate matching process is reduced, and the use of memories such as the input buffers is minimized.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.