Deserializer circuitry including circuitry for translating data signals between different formats or protocols
US7982639B1 · kind B1 · utility
Assignee
Inventor
Key dates
| Filing date | Sep 1, 2009 |
| Grant date | Jul 19, 2011 |
| Priority date | — |
| Expiry date | Oct 28, 2029 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04J3/047
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
In order to help convert serial data, which includes extra protocol encoding bits, to parallel data having the protocol bits removed (or at least separated from the actual data), the serial data is at least partially deserialized using a low-speed clock having different frequencies at different times (typically different fractions of a high-speed serial data clock frequency at different times). This enables the partially deserialized data to include blocks of different numbers of the serial data bits. These blocks can be further assembled into groups of blocks having numbers of bits that correlate well with the number of bits in incoming serial data words. These groups can then be easily manipulated (e.g., to identify in them their extra protocol encoding bits). The circuitry can be set up to work with any of several different protocol encoding scheme.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.