Multi-level DRAM controller to manage access to DRAM
US8001338B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Aug 21, 2007 |
| Grant date | Aug 16, 2011 |
| Priority date | — |
| Expiry date | Aug 3, 2029 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/1642
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Providing for multi-tiered RAM control is provided herein. As an example, a RAM access management system can include multiple input controllers each having a request buffer and request scheduler. Furthermore, a request buffer associated with a controller can vary in size with respect to other buffers. Additionally, request schedulers can vary in complexity and can be optimized at least for a particular request buffer size. As a further example, a first controller can have a large memory buffer and simple scheduling algorithm optimized for scalability. A second controller can have a small memory buffer and a complex scheduler, optimized for efficiency and high RAM performance. Generally, RAM management systems described herein can increase memory system scalability for multi-core parallel processing devices while providing an efficient and high bandwidth RAM interface.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.