Picture processing circuit and picture processing method
US8013935B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Feb 26, 2007 |
| Grant date | Sep 6, 2011 |
| Priority date | — |
| Expiry date | Jun 12, 2030 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04N7/0147
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
According to one embodiment, an image processing circuit comprising first memory unit which stores image signal, equalizing circuit which, when there is no movement between two picture signals, outputs average signal between the both signals, second memory unit which stores the average signal, pull-down detecting circuit which outputs pull-down interpolation signal for deinterlacing process from a plurality of frames of the pull-down signals when it is determined that the picture signal is based on the pull-down signals upon receipt of the average signal, an output from the second memory unit, and output from the first memory unit, interpolation signal generating circuit which generates interpolation signal, the outputs from the first and second memory units, and noninterlaced scanning conversion circuit which generates noninterlaced signal by adding the pull-down signals to the output from the second memory unit when the picture signal based on the pull-down signals.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.