Speech recognition circuit using parallel processors
US8036890B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | Sep 4, 2009 |
| Grant date | Oct 11, 2011 |
| Priority date | — |
| Expiry date | Sep 4, 2029 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG10L15/34
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A speech recognition circuit comprises an input buffer for receiving processed speech parameters. A lexical memory contains lexical data for word recognition. The lexical data comprises a plurality of lexical tree data structures. Each lexical tree data structure comprises a model of words having common prefix components. An initial component of each lexical tree structure is unique. A plurality of lexical tree processors are connected in parallel to the input buffer for processing the speech parameters in parallel to perform parallel lexical tree processing for word recognition by accessing the lexical data in the lexical memory. A results memory is connected to the lexical tree processors for storing processing results from the lexical tree processors and lexical tree identifiers to identify lexical trees to be processed by the lexical tree processors. A controller controls the lexical tree processors to process lexical trees identified in the results memory by performing parallel processing on a plurality of said lexical tree data structures.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.