Control system optimization via digital diode emulation
US8072204B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | May 9, 2008 |
| Grant date | Dec 6, 2011 |
| Priority date | — |
| Expiry date | Apr 30, 2030 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH02M3/156
- WIPO fieldElectrical machinery, apparatus, energy
- WIPO sectorElectrical engineering
Abstract
The operation of a voltage regulator (or point-of-load regulator) may be optimized, by performing diode emulation using the low-side output transistor (LS FET). The voltage regulator may be monitored for a specified trigger event, which may include an averaged value of the load current dropping below a threshold value, and upon recognizing the trigger event, one or more of a number of possible diode emulation algorithms may be enabled. In one algorithm, the duty-cycle of the LS FET control signal may be set to a specified value, then adjusted until the duty-cycle of the high-side output transistor (HS FET) control signal settles and steady state is reached. The duty-cycle of the LS FET control signal may then be adjusted, and the duty-cycle of the HS FET control signal monitored, until the monitoring indicates that the duty-cycle of the HS FET control signal has reached a minimum value, thereby optimizing operation of the voltage regulator with respect to power loss. The averaged current may be based on actual load current measurements, or it may be calculated. In the latter case, discontinuous operation of the regulator may be determined based on the duty-cycle of the HS FET contr…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.