Semiconductor device for electrostatic discharge protection
US8080832B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Sep 30, 2008 |
| Grant date | Dec 20, 2011 |
| Priority date | — |
| Expiry date | Aug 30, 2029 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D89/815
Abstract
The invention provides an electrostatic discharge (ESD) protection device for protecting the internal circuitry of an integrated circuit chip from ESD current. The device includes a natively doped substrate having high resistance. A first well is formed in the substrate including a discharge circuit. A second well is formed in the substrate separated from the first well by the width of a natively doped region. The natively doped region has the same connectivity type and substantially the same doping profile as the substrate. During an ESD event, current leaking through the natively doped region between the discharge circuit and the second well creates a voltage that triggers the discharge circuit when reaching its trigger voltage. The resistance ratio between the natively doped region and the well is about 10 times or greater. The high resistance of the natively doped region can achieve the trigger voltage with a smaller ESD current leaking through, which decreases the size of the ESD protection device and increases its performance and sensitivity. Thus, the invention provides for more robust and cost effective ESD protection devices.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.