Semiconductor integrated circuit device for scan testing
US8086889B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Oct 23, 2008 |
| Grant date | Dec 27, 2011 |
| Priority date | — |
| Expiry date | Apr 1, 2030 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG01R31/318552
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A scan chain group structure in which a group of scan chains formed for each clock tree system in an LSI is subjected to a reconnection process so that the scan chain group is not present across a plurality of clock distribution regions obtained by dividing the clock-supplied region of the clock tree of one system and that the connection distance thereof in the distribution region becomes short, a test clock input mechanism in which test clocks to be input to the distribution regions are independent sub-clock phases, and an on/off mechanism of the clocks to be input to the distribution regions are realized. Further, the scan-in/out and scan test performed at the same time are limited in one region or between single regions, and tests in all regions and between all regions are carried out by a plurality of times of test steps.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.