Method and circuit for obtaining asynchronous demapping clock
US8090066B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Feb 6, 2007 |
| Grant date | Jan 3, 2012 |
| Priority date | — |
| Expiry date | Aug 12, 2029 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04J3/1611
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
A method and a circuit for obtaining asynchronous demapping clock. The method includes: obtaining a smoothed clock with even gaps in accordance with data to be demapped and a corresponding clock signal; performing phase locking in accordance with a signal reflecting writing and reading conditions of data of a First In First Out (FIFO), to obtain a clock signal required for demapping. The method can effectively filter off jittering created during asynchronous mapping/demapping processes and may ensure a high-performance clock output. Furthermore, the method is applicable to not only mapping from OTN to SDH but also other asynchronous demapping processes, e.g., mapping from SDH to OTN, and thereby effectively improving the performance of data demapping.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.