Diversity combining iterative decoder
US8108749B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Mar 6, 2008 |
| Grant date | Jan 31, 2012 |
| Priority date | — |
| Expiry date | Dec 1, 2030 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L1/0065
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
An iterative decoder circuit includes an N number of sub-decoders, N−1 of the sub-decoders each being responsive to a baseband signal from one of M number of signal processing circuits. Each of the N−1 number of sub-decoders includes, an inner delay responsive to a baseband signal provided by a corresponding signal processing circuit for generating an inner delayed signal, a modified decoder that receives the inner delayed signal and generates a set partition signal, some of which have less errors than previous set partition signals. An Nth inner delay is responsive to the baseband signal and provides an Nth inner delayed signal. An Nth modified decoder is responsive to the Nth inner delayed signal and to the set partition signal and provides an output signal, wherein the probability of error of the output signal is reduced by correcting errors in some of the set partition signals.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.