Single transistor memory with immunity to write disturb
US8148759B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Feb 28, 2011 |
| Grant date | Apr 3, 2012 |
| Priority date | — |
| Expiry date | Feb 28, 2031 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C11/223
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Memory cells are constructed from double-gated four terminal transistors having independent gate control. DRAM cells using one transistor to implement a Ferroelectric FeRAM are described. Top gates provide conventional access while independent bottom gates provide control to optimize memory retention for given speed and power parameters as well as to accommodate hardening against radiation. In a single transistor cell without a capacitor, use of the bottom gate allows packing to a density approaching 2 F2. Using a ferroelectric material as the gate insulator produces a single-transistor FeRAM cell that overcomes the industry-wide Write Disturb problem. The memory cells are compatible with SOI logic circuitry for use as embedded RAM in SOC applications.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.