Synchronous global controller for enhanced pipelining
US8149645B2 · kind B2 · utility
4Cited by
10References
20Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Mar 30, 2010 |
| Grant date | Apr 3, 2012 |
| Priority date | — |
| Expiry date | Mar 30, 2030 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY02D10/00
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
The present invention relates to a system and method for processing the read and write operations in a memory architecture. The system processing the read and write operations includes at least one local memory block and a synchronously controlled global controller coupled to the local memory block and adapted to extend the high portion of a clock pulse. The method for processing the read and write operations includes skewing a clock pulse using at least one word line interfacing with the global controller.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.