Packet data modification processor
US8161270B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Mar 30, 2004 |
| Grant date | Apr 17, 2012 |
| Priority date | — |
| Expiry date | Nov 3, 2026 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L49/30
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A programmable processor configured to perform one or more packet modifications through execution of one or more commands. A pipelined processor core comprises a first stage configured to selectively shift and mask data in each of a plurality of categories in response to one or more decoded commands, and combine the selectively shifted and masked data in each of the categories. The pipelined processor core further comprises a second stage configured to selectively perform one or more operations on the combined data from the first stage and other data responsive to the one or more decoded commands. In one implementation, the processor is implemented as an application specific integrated circuit (ASIC).
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.