Low density parity check decoder using multiple variable node degree distribution codes
US8166364B2 · kind B2 · utility
3Cited by
17References
22Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Aug 4, 2008 |
| Grant date | Apr 24, 2012 |
| Priority date | — |
| Expiry date | Feb 23, 2031 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03M13/6343
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A decoding system comprises an iterative decoder that utilizes parity constraints to iteratively decode a block of data that consists of multiple code words, and a processor that controls the iterative decoder to selectively remove a subset of the parity constraints for a number of decoder iterations and include one or more of the selectively removed parity constraints in other decoder iterations.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.