Closed loop power normalized timing recovery for 8 VSB modulated signals
US8189724B1 · kind B1 · utility
0Cited by
19References
24Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Oct 26, 2005 |
| Grant date | May 29, 2012 |
| Priority date | — |
| Expiry date | Feb 21, 2030 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L7/0278
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
A timing recovery loop includes a sampler, a narrow band filter, an RMS normalizer, a timing error detector, and a sample controller. The sampler samples a received signal. The narrow band filter filters the sampled received signal so as to pass an upper band edge of the received signal and not a lower band edge of the received signal. The RMS normalizer sets an average power level of an output of the filter to a substantially constant value. The timing error detector detects a timing error with respect to an output of the RMS normalizer. The sample controller controls the sampler in response to the detected timing error.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.