Asynchronous FIFO circuit for long-distance on-chip communication
US8222924B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Nov 24, 2010 |
| Grant date | Jul 17, 2012 |
| Priority date | — |
| Expiry date | Nov 24, 2030 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04B3/36
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
The disclosed embodiments provide a first-in, first-out (FIFO) circuit that operates asynchronously. The FIFO circuit includes a data path that contains data latches sequentially connected through data-wire segments. The FIFO circuit also includes a control circuit that generates control signals for the data latches so that the data path behaves like a FIFO. The control circuit includes control components sequentially connected to each other through control-wire segments and repeaters located within the control-wire segments. The control components are configured to asynchronously generate the control signals for the data latches, and the repeaters are configured to repeat asynchronous signals communicated between the asynchronous control components.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.