Patent · US Active

Method of adjusting wafer processing sequence

US8244500B2 · kind B2 · utility

1Cited by
6References
12Claims
0Family size

Assignee

Inventors

Key dates

Filing dateJun 2, 2009
Grant dateAug 14, 2012
Priority date
Expiry dateFeb 19, 2031

Classification

  • Technology area (CPC Y)Emerging Cross-Sectional Technologies
  • CPC primaryY02P90/02
  • WIPO fieldControl
  • WIPO sectorInstruments

Abstract

A method of adjusting wafer process sequence includes steps of collecting production parameters for a plurality of lots; selecting a plurality of key parameters from the production parameters, wherein the key parameters at least includes a processing sequence; defining a formula to obtain an epsilon value; categorizing the lots into groups according to the epsilon value and the minimum point number by using density-based spatial clustering of application with noise (DBSCAN); and adjusting the processing sequences of the lots in the groups. Thereby, the lots with the same process recipe can be continuously or simultaneously sent into a machine, thereby reducing replacement of process recipes or shortening machine idle time.

Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.