Thin film transistor array substrate and liquid crystal display panel having the same
US8264651B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jul 30, 2008 |
| Grant date | Sep 11, 2012 |
| Priority date | — |
| Expiry date | Jun 3, 2031 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG02F1/134354
- WIPO fieldOptics
- WIPO sectorInstruments
Abstract
A TFT array is disclosed that includes a substrate, a gate line formed on the substrate, the gate line extending in a first direction; a data line insulated from the gate line, the data line extending in a second direction different from the first direction and crossing the gate line; and a pixel, positioned adjacent an intersection of the gate line and the data line, wherein the pixel comprises a first pixel electrode portion comprising a plurality of spaced apart first electrode lines, the first pixel electrode portion having an associated TFT coupled to the first electrode portion, a second pixel electrode portion comprising a plurality of spaced apart second electrode lines, the second pixel electrode portion capacitively coupled with the first pixel electrode portion, wherein a width of each of the first electrode lines of the first pixel electrode portion is narrower than a width of each of the second electrode lines of the second pixel electrode portion, and an interval between adjacent first electrode lines of the first pixel electrode portion is smaller than an interval between adjacent second electrode lines of the second pixel electrode portion.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.