Integrated data model based framework for driving design convergence from architecture optimization to physical design closure
US8276107B2 · kind B2 · utility
1Cited by
7References
19Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Oct 18, 2010 |
| Grant date | Sep 25, 2012 |
| Priority date | — |
| Expiry date | Oct 18, 2030 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2117/08
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Systems and methods are disclosed to automatically synthesize a custom integrated circuit by encoding architecture level knowledge in a data model to generate and pass new constraints for physical synthesis of a chip specification uniquely customized to computer readable code. The system receives a look-ahead cost function during architecture optimization consistent with cost observed later in the flow after detailed physical synthesis is performed. The look-ahead cost function is generated from a prior iteration and supplied to a subsequent iteration through the data model.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.