Multi-output PLL output shift
US8289058B2 · kind B2 · utility
0Cited by
9References
7Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Mar 7, 2012 |
| Grant date | Oct 16, 2012 |
| Priority date | — |
| Expiry date | Mar 7, 2032 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03L7/18
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
Controlling a PLL includes providing a voltage controlled oscillator (VCO) and coupling an output of the VCO to a shifter circuit. The shifter circuit has a shifter circuit output, the shifter circuit also including an activation input for receiving an activation signal, the shifter circuit causing at least one pulse of the output signal to be suppressed at the shifter output upon receipt of the activation signal. Controlling also includes coupling the shifter circuit output to a first frequency divider.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.