Formal verification of models using concurrent model-reduction and model-checking
US8417507B2 · kind B2 · utility
2Cited by
9References
18Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Apr 18, 2012 |
| Grant date | Apr 9, 2013 |
| Priority date | — |
| Expiry date | Apr 18, 2032 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06N5/01
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Formal verification of models using concurrent model-reduction and model-checking. For example, a system for formal verification of models includes: one or more model reducers to reduce a model; one or more model checkers to check the model, wherein at least one of the model reducers is to run concurrently with at least one of the model checkers; and a model synchronizer to synchronize information between at least one of the model reducers and at least one of the model checkers.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.