Multi-channel memory apparatus and method thereof
US8510631B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Nov 24, 2009 |
| Grant date | Aug 13, 2013 |
| Priority date | — |
| Expiry date | Oct 30, 2031 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/1044
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A multi-channel memory apparatus is provided. The multi-channel memory apparatus includes a host interface, storage channels, an error correcting module, and a multiple memory access module. The host interface is arranged to receive and transmit data from and to a host device. Each storage channel is coupled to a memory device for storing the data. The error correcting module is shared by the storage channels, includes an error correction code engine and a data buffer, and is arranged to perform error correction code encoding on the data to be stored into the memory devices and perform error correction code decoding on the data read out from the memory devices. The multiple memory access module is coupled between the storage channels and the error correcting module and arranged to perform multiple access control of the storage channels for the error correcting module.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.