Multiplexer lane alignment for high-speed data systems
US8565271B2 · kind B2 · utility
0Cited by
1References
16Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Apr 1, 2011 |
| Grant date | Oct 22, 2013 |
| Priority date | — |
| Expiry date | Feb 10, 2032 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03M9/00
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
Patterns detected by a low-speed receiver at the output of a high-speed multiplexer are used to determine when multiplexer input lanes are deskewed.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.