Reducing peak current in memory systems
US8572423B1 · kind B1 · utility
46Cited by
361References
14Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Feb 6, 2011 |
| Grant date | Oct 29, 2013 |
| Priority date | — |
| Expiry date | Nov 24, 2031 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F3/0683
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory device includes a plurality of memory cells, a token input interface, a token output interface and control circuitry. The control circuitry is configured to accept a storage command, to condition execution of at least a part of the storage command on a presence of a token pulse on the token input interface, to execute the storage command, including the conditioned part, in the memory cells upon reception of the token pulse on the token input interface, and to reproduce the token pulse on the token output interface upon completion of the execution.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.