Bandwidth efficient instruction-driven multiplication engine
US8589469B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jan 10, 2008 |
| Grant date | Nov 19, 2013 |
| Priority date | — |
| Expiry date | Nov 15, 2030 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F7/5324
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Multiplication engines and multiplication methods are provided for a digital processor. A multiplication engine includes multipliers, each receiving a first operand and a second operand; a local operand register having locations to hold the first operands for respective multipliers; a first operand bus coupled to the local operand register to supply the first operands from a compute register file to the local operand register; a second operand bus coupled to the plurality of multipliers to supply one or more of the second operands from the compute register file to respective multipliers; and a control unit responsive to a digital processor instruction to supply the first operands from the local operand register to respective multipliers, to supply the second operands from the compute register file to respective multipliers on the second operand bus and to multiply the first operands by the respective second operands in the respective multipliers, wherein one or more of the first operands in the local operand register are reused by the multipliers in two or more multiplication operations.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.