Method and system for efficient DSSS FFT processing employing prime factor decomposition
US8611397B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Dec 21, 2009 |
| Grant date | Dec 17, 2013 |
| Priority date | — |
| Expiry date | May 14, 2032 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04B1/707
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
A direct-sequence spread spectrum (DSSS) receiver may be operable to process signal samples in frequency domain utilizing a prime factor fast Fourier transform (FFT) circuit and a pseudorandom noise (PRN) code. The DSSS receiver may be operable to transform the signal samples into FFT signal samples using the prime factor FFT circuit, transform the PRN code into a FFT PRN code using the prime factor FFT circuit and multiply the FFT signal samples with the FFT PRN code using the prime factor FFT circuit. The DSSS receiver may be operable to inversely transform the multiplied FFT signal samples into correlated signal samples using a prime factor inverse FFT (IFFT) implemented by the prime factor FFT circuit. The prime factor FFT circuit may comprise a prime length FFT core, a FFT memory, a register bank, a switch, a multiplier and a FFT controller.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.