Transistor structure for improved static control during formation of the transistor
US8658478B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | Sep 23, 2010 |
| Grant date | Feb 25, 2014 |
| Priority date | — |
| Expiry date | Mar 12, 2032 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D86/60
Abstract
A method of forming a shadow mask vapor deposited transistor includes shadow mask vapor depositing a semiconductor segment. An electrically conductive drain contact is shadow mask vapor deposited on a first part of the semiconductor segment and a first insulator is shadow mask vapor deposited on the drain contact. An electrically conductive source contact is shadow mask vapor deposited on a second part of the semiconductor segment spaced from the drain contact and a second insulator is shadow mask vapor deposited on the source contact. A third insulator is shadow mask vapor deposited over at least part of each of the first and second insulators and the semiconductor segment between the drain contact and the source contact. An electrically conductive gate contact is shadow mask vapor deposited on the third insulator and in spaced relation to the semiconductor segment between the drain contact and the source contact.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.