Configurable lane architecture in source synchronous systems
US8686754B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jul 5, 2012 |
| Grant date | Apr 1, 2014 |
| Priority date | — |
| Expiry date | Jul 5, 2032 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L7/0012
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
A system and method for utilizing multiple configurable lanes for clock and data transfer in source synchronous systems that may utilize a clock signal from another source for interpreting data received from the source. In an embodiment, a system may include a transmitter configured to transmit at least one clock signal and at least one data signal to a receiver device. The receiver device may have at least one clock lane and at least one data lane for receiving signals from the transmitter device. The clock lane(s) and data lane(s) can be arranged in any order as per requirement of system design. In the receiver, after manufacture, each data lane may be configured to be clocked by any clock lane.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.