Verifying proper representation of semiconductor device fingers
US8732638B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Mar 13, 2013 |
| Grant date | May 20, 2014 |
| Priority date | — |
| Expiry date | Mar 13, 2033 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F30/398
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A system for verifying that device fingers of a semiconductor circuit have been properly represented by a corresponding layout diagram. The system determines a plurality of sub-circuits, from within a netlist of a schematic diagram, to be verified. Each sub-circuit of the plurality of sub-circuits includes a multi-finger device. The system also determines a first number of fingers included in the plurality of sub-circuits as represented by the schematic diagram. The system also determines a second number of fingers included in the plurality of sub-circuits as represented by the corresponding layout diagram. The system compares the first number of fingers against the second number of fingers. The system reports an error if the first number of fingers does not correspond to the second number of fingers.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.