System for handling memory requests and method thereof
US8738856B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Apr 24, 2007 |
| Grant date | May 27, 2014 |
| Priority date | — |
| Expiry date | Feb 2, 2032 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/1642
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A system and methods are shown for handling multiple target memory requests. Memory read requests generated by a peripheral component interconnect (PCI) client are received by a PCI bus controller. The PCI bus controller passes the memory request to a memory controller used to access main memory. The memory controller passes the memory request to a bus interface unit used to access cache memory and a processor. The bus interface unit determines if cache memory can be used to provide the data associated with the PCI client's memory request. While the bus interface unit determines if cache memory may be used, the memory controller continues to process the memory request to main memory. If cache memory can be used, the bus interface unit provides the data to the PCI client and sends a notification to the memory controller. The memory controller identifies the memory request, or returned data associated with the request, and discards it to ensure no data is returned to the bus controller from the memory controller. Once the data is received from the bus interface unit, the bus controller is free to send new memory read requests to the memory controller.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.