Device controller low power mode
US8738952B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Mar 29, 2010 |
| Grant date | May 27, 2014 |
| Priority date | — |
| Expiry date | Mar 27, 2033 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY02D30/50
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A device controller, such as a universal serial bus (“USB”) device controller, that is unattached to an external device is placed into a low power mode. During low power mode, interface components of the device controller are gated or placed into a reduced power state. For example, components such as a USB gadget PHY, which manages physical layer communication, USB direct memory access clock, secondary clocks, and so forth may be gated. Upon receiving a connection event indicating attachment of a device to the USB, the device controller resumes normal power operation. This device controller low power mode may work in conjunction with state retention modes or other low power modes affecting other components within an electronic device.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.