Field effect transistor, method for producing the same, and electronic device
US8921894B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Dec 15, 2010 |
| Grant date | Dec 30, 2014 |
| Priority date | — |
| Expiry date | May 27, 2031 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D84/05
Abstract
The present invention provides a field effect transistor which can achieve both of a high threshold voltage and a low on-state resistance, a method for producing the same, and an electronic device. In the field effect transistor, each of a buffer layer 112, a channel layer 113, a barrier layer 114, and a spacer layer 115 is formed of a group-III nitride semiconductor, and each of the upper surfaces thereof is a group-III atomic plane that is perpendicular to a (0001) crystal axis. The lattice-relaxed buffer layer 112, the channel layer 113 having a compressive strain, and the barrier layer 114 having a tensile strain, and the spacer layer 115 having a compressive strain are laminated on a substrate 100 in this order. The gate insulating film 14 is arranged on the spacer layer 115. The gate electrode 15 is arranged on the gate insulating film 14. The source electrode 161 and the drain electrode 162 are electrically connected to the channel layer 113 directly or via another component.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.