High linearity variable capacitor array
US9019007B2 · kind B2 · utility
19Cited by
20References
20Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Aug 30, 2013 |
| Grant date | Apr 28, 2015 |
| Priority date | — |
| Expiry date | Sep 8, 2033 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D1/20
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A highly linear, variable capacitor array constructed from multiple cells. Each cell includes a pair of passive, capacitor components connected in anti-parallel. The capacitor components may be Metal Oxide Semiconductor (MOS) capacitors. A control circuit applies bias voltages to bias voltage terminals associated with each capacitor component, to thereby control the overall capacitance of the array.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.