Distributed cache coherency protocol
US9043560B2 · kind B2 · utility
3Cited by
2References
21Claims
0Family size
Assignee
Inventor
Key dates
| Filing date | Sep 23, 2011 |
| Grant date | May 26, 2015 |
| Priority date | — |
| Expiry date | Feb 3, 2034 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/0842
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Systems, methods, and other embodiments associated with a distributed cache coherency protocol are described. According to one embodiment, a method includes receiving a request from a requester for access to one or more memory blocks in a block storage device that is shared by at least two physical computing machines and determining if a caching right to any of the one or more memory blocks has been granted to a different requester. If the caching right has not been granted to the different requester, access is granted to the one or more memory blocks to the requester.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.