Error detection and correction of a data transmission
US9054840B2 · kind B2 · utility
0Cited by
24References
12Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Dec 15, 2011 |
| Grant date | Jun 9, 2015 |
| Priority date | — |
| Expiry date | Mar 14, 2032 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L1/0061
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
Error detection and correction of a data transmission, including: receiving a block of data, where the block includes a predefined number of words, with each word including a parity bit, where the block of data also an error-correcting code (ECC); determining, for each word in dependence upon the parity bit of the word, whether the word of the block includes a parity error; committing each word that does not include a parity error, if only one word of the block includes a parity error: correcting the one word that includes the parity error through use of the ECC of the block and committing the corrected word.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.